IBM, Chartered claim broad EDA support at 90 nm
EE Times: Latest News IBM, Chartered claim broad EDA support at 90 nm | |
(05/24/2004 5:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=20900605 | |
EAST FISHKILL, N.Y. — IBM Corp. and Chartered Semiconductor Manufacturing Ltd. said Monday (May 24) that they have received support for their joint 90-nm manufacturing process from four leading EDA companies. Nanometer-scale design libraries, EDA tools and standard foundry RTL-to-GDSII reference flows have been announced by Cadence Design Systems Inc., Magma Design Automation Inc., Mentor Graphics Corp. and Synopsys Inc. "It is critical that we continue to develop and support a global technology platform that gives our customers access to the industry's most advanced 90-nm process and do it in a way that makes moving between our two foundries transparent. As part of our collaboration with Chartered, customers get support from these key EDA suppliers simultaneously for both foundries, saving valuable time and providing enhanced sourcing options," said Tom Reeves, IBM's vice president, semiconductor products and solutions and the Systems & Technology Group. "Our collaboration with IBM is focused on providing an unprecedented level of flexible access to leading-edge capacity from two of the world's leading manufacturers," said Kevin Meyer, vice president of worldwide marketing and services at Chartered.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- IBM, Chartered and Samsung Extend Integrated DFM Support for Common Platform Technology to 45nm
- IBM and Chartered Team with Synopsys for Mixed-Signal Connectivity IP at 65 NM
- Mosis offers IBM 90-nm process on MPW
- Chartered, IBM and Samsung Announce Availability of DFM Support for Common Platform 65nm Technology
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |