NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
VSIA group shakes up its foundations

![]() ![]() | |
EE Times: Latest News VSIA group shakes up its foundations | |
by Ron Wilson (05/31/2004 12:04 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=21400457 | |
SAN JOSE, Calif. -- The Virtual Socket Interface Alliance (VSIA) is set to announce a broader charter and a radically different structure that could transform the organization from something like an industry-standards body to a kind of new-business incubator. Not unlike the VSIA's initial goals, the new charter aims to dramatically increase the productivity of system-on-chip design teams, said Mike Kaskowitz, president of the organization. But now the organization plans to attempt to do this not just through the development of standards but also by fostering the development of a whole range of business and technical solutions to the problems faced by SoC teams. Those solutions might be best-practices guidelines, reference architectures, tools, heuristics and marketing forums. "We recognize that the real work gets done when companies and individuals with a common interest and with important skills sit down and work together on a problem," said Kaskowitz. The new VSIA would comprise two kinds of components. The key components will be "pillars," Kaskowitz said. Each pillar will be a cluster of from five to eight companies that team up to solve a specific problem. The pillar will provide its own technical, legal and marketing resources. The VSIA will provide administrative, support and marketing services for each pillar. One unique pillar, focused on research and development, will be operated by the VSIA itself. It will be composed of universities and research organizations, as well as companies, and will be charged with identifying emerging issues in the SoC community for which new pillars should be formed. Unlike the others, this pillar will not be dissolved when its current task has been completed. New, non-voting memberships for individuals will also be offered. Kaskowitz also defined the first three pillars in the new organization. One will focus on IP quality metrics. This work will be a continuation of the highly successful IP Quality Design Working Group (DWG). The second pillar will work on IP security, again building on existing DWG work. The third pillar will be the R&D organization.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- Imagination takes efficiency up a level with latest D-Series GPU IP
- China Shakes Up ARM Servers
- Intel's new CEO shakes things up
- M&A Activity Shakes up Mobile Device Semiconductor Market, But Qualcomm Still Holds 30% of the over $25 Billion Market
- Myriad Group and MIPS Technologies Accelerate Android Application Performance up to 5x
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |