Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Denali's PureSpec Used by Agere for PCI Express Interface Verification
PALO ALTO, Calif. -- June 7, 2004 -- Denali Software today announced that Agere Systems (NYSE: AGR.A, AGR.B), a global leader in semiconductors for storage, wireless data, and public and enterprise networks, used Denali's PureSpec™ verification software in designing the ET1310 native PCI Express Gigabit Ethernet controller announced at last week's Computex Taipei trade exhibition.
"With the personal computer market transitioning to PCI Express at a very fast clip, our customers have called on us for very high quality, ultra high reliability system-on-chips with PCI Express capability," says William D. Billowitch, senior manager of IP Reuse Design & Development at Agere. "Functional verification of these systems is critical. For the PCI Express interface, we choose Denali. The quality and completeness of Denali's verification IP helped us produce a high-quality product on-time."
Denali's PureSpec verification IP product includes complete bus functional models (BFMs) integrated with thousands of assertions that enabled Agere to verify their PCI Express interface for compliance with the specification and interoperability with other PCI Express devices. PureSpec is used by over 40 companies currently engaged in PCI Express design verification.
Adds David Lin, Denali's vice president of product marketing: "We were really impressed by the quality and expertise of Agere design engineering, and we see the best of the best worldwide. It has been great working with them and we look forward to more successful projects with Agere."
About PureSpec
PureSpec is the most widely used verification IP product for simulating and verifying PCI Express design interfaces. PureSpec models all devices in the PCI Express topology, including the root complex, switch, endpoint, and PCI Express to PCI bridge. Within PureSpec, all protocol layers (physical, data link, transaction) of the PCI Express specification are completely modeled and can be simulated concurrently or independently. The product contains thousands of assertions that are monitored during simulation to ensure compliance with the PCI Express specification and interoperability with other PCI Express devices. The PureSpec product provides seamless integrations to all popular EDA tools and verification languages. The PureSpec product is available now for customer evaluation at: www.denali.com/purespec.
About Denali Software, Inc.
Denali Software Inc. is the world's leading provider of electronic design automation (EDA) software and Intellectual Property (IP) solutions for chip interface design, integration, and verification. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. Corporate headquarters are located at: 1850B Embarcadero Road, Palo Alto, Calif. 94303. For more information, visit Denali at www.denali.com. Or, contact Denali by phone at: (650) 461-7200, or email: info@denali.com.
Denali, the Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software Inc. PCI Express is a registered trademark of PCI-SIG. All other registered trademarks and other trademarks that may be mentioned in this release belong to their respective owners.
|
Related News
- ASIC Architect, Inc. Selects Denali PureSpec for PCI Express Interface Verification
- TriCN's PCI Express PHY Verified Using Denali PureSpec Verification IP
- Denali's PureSpec Product Licensed by Sun Microsystems for PCI Express Design Verification
- Netronome's Network Flow Processor Utilizes Denali's Suite of PCI Express 2.0 Products for Virtualized Servers and Network Equipment
- NextIO Adopts Denali's Verification IP for New PCI Express Expansion and I/O Virtualization Module for Blade Systems
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |