Carbon, CoWare link RTL to SystemC
EE Times: Latest News Carbon, CoWare link RTL to SystemC | |
Richard Goering (06/29/2004 7:00 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=22102875 | |
SAN JOSE, Calif. Claiming that co-simulation between a SystemC simulator and an event-driven RTL simulator is no longer needed, EDA startup Carbon Design Systems has announced that its DesignPlayer hardware and software validation modeling system works in CoWare's ConvergenSC SystemC simulation environment. Carbon also joined CoWare's CoTeam partnership program. The link allows users to validate RTL versions of their designs in CoWare's SystemC simulation environment. It thus makes it possible to swap between architectural and RTL models, and to bring legacy IP into a SystemC simulation, according to representatives of both companies. Users feed Carbon's SpeedCompiler software synthesizable Verilog code, and the tool generates a high-performance engine called DesignPlayer that now includes an optional SystemC wrapper. Carbon claims DesignPlayer models are cycle and register accurate, and comparable in speed to designs running on hardware emulation. Thus, transferring designs into DesignPlayer models and running them with ConvergenSC will allow hardware engineers to quickly validate their RTL designs meet system specifications, and allow software engineers to get an early jump on validating software drivers, diagnostics and firmware, according to Carbon. |
Related News
- CoWare and ARM Partner to Enable Rapid Configuration of AMBA NIC-301 Network Interconnect-based SoC Designs in SystemC
- CoWare and EVE Link Electronic System Virtualization and Emulation for ARM AXI-based Systems
- CoWare and Carbon Announce CoWare Model Library Availability of Implementation-Accurate Models of ARM IP
- CoWare and Rambus Announce Unique ESL Architecture Design Environment for Rambus' XDR Memory Architecture
- CoWare Introduces First Ever Checkpoint / Restart Capability for Native SystemC Virtual Platforms
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |