AST has been selected to Tower Semiconductor's "Tower Authorized Design Centers (ADC)" program
Chipmakers, particularly fabless companies, can augment their own design resources with the specialized design capabilities of Tower's Authorized Design Centers. By working with the design centers chipmakers can create integrated circuit (IC) designs that are optimized for Tower's manufacturing process technologies.
Authorized Design Centers are capable of designing both complete ICs and embedded intellectual property (IP) blocks and, in addition, support specific design stages in the chip-development process.
Tower chooses design partners for the program based on their ability to provide proven, high-quality services and to create designs that comply with Tower's design and verification rules. Candidates for Tower's program must undergo a rigorous technical and financial screening process. Tower audits companies' technical support capabilities to ensure compatibility with Tower's design and verification flows.
|
Related News
- Forza Silicon Joins Tower Semiconductor's Authorized Design Center Program
- QualCore Logic Joins Tower Semiconductor's Authorized Design Center (TADC) Program
- Tower Semiconductor's Authorized Design Center Program Achieves a New Silicon Migration Success
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
- Intrinsic ID's QuiddiKey PUF Selected by Fungible in Drive to Secure Next Gen Data Centers
Breaking News
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
- SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Synopsys Responds to the European Commission Approving its Proposed Acquisition of Ansys in Phase 1
E-mail This Article | Printer-Friendly Page |