Lattice Semiconductor, Eureka Technology Announce Intellectual Property Support for new FPGA Families
IP Cores Run Significantly Faster On New FPGAs
HILLSBORO, OR / LOS ALTOS, CA - July 26, 2004 - Lattice Semiconductor Corporation (NASDAQ: LSCC) and its IP partner, Eureka Technology, Inc., today announced intellectual property (IP) support for the new LatticeECP-DSPTM ("EConomyPlusDSP") and LatticeECTM ("EConomy") FPGA device families. Through the ispLeverCORETM Connection program, Lattice and Eureka Technology will provide a range of complete system solutions for their mutual customers who are integrating system-level IP with the most advanced silicon architectures. The Lattice partners program is designed to allow customers to easily access and integrate approved third-party IP products using Lattice programmable devices.
"Lattice is pleased to continue our partnership with Eureka Technology, a company that specializes in system core logic and peripherals and has an impressive history of successful customer engagements. We're very excited by the increased IP core performance that Eureka Technology has achieved using our new ispLEVER® software," said Stan Kopec, Lattice vice president of corporate marketing.
Simon Lau, President of Eureka Technology, Inc. said, "We are very happy with the new Lattice FPGA devices and the software tools used to implement designs to them. The new LatticeECPTM and LatticeEC devices are much faster than previous FPGAs. Also, the new version of the Lattice ispLEVER software is very easy to use: compilation is straightforward and provides excellent results for our reusable IP products."
LatticeECP & LatticeEC Cores from Eureka Technology
Eureka Technology has ported, optimized and tested a selection of their flagship IP cores on the new Lattice FPGA devices. The initial IP cores from Eureka Technology that support the new devices, and their increased performance compared to Lattice ispXPGA® devices, are shown below. Visit the Lattice website for up-to-date information on Eureka Technology's Connection Cores: http://www.latticesemi.com/products/devtools/ip/eureka/index.cfm
Eureka Technology IP Core Performance on Lattice FPGAs | |||
Eureka Technology Product | ispXPGA | LatticeEC | Increase |
EP100: PowerPC Bus Slave | 72 MHz | 92 MHz | +28% |
EP300: PowerPC Bus Arbiter | 108 MHz | 133 MHz | +23% |
EP510: CompactFlash/PCMCIA Host Adapter | 63 MHz | 80 MHz | +27% |
These Connection Cores are available in netlist format for immediate purchase from Eureka Technology. Eureka Technology also offers a variety of additional packaging and licensing options to suit specific customer needs. By leveraging partner products, customers can quickly implement a wide variety of functions in Lattice programmable devices.
About the LatticeECP-DSP and LatticeEC FPGA Families
Introduced June 28, 2004, the LatticeECP-DSP and LatticeEC FPGA device families are architected to provide the most optimized feature sets combined with the lowest total solution costs of any FPGAs. The new LatticeECP-DSP products, targeted for high-performance DSP applications, provide up to a 50% performance and 75% logic utilization improvement over other low-cost solutions when implementing common DSP functions. The LatticeEC FPGA product family, targeted for general-purpose FPGA applications, is a precise and targeted response to the market's explosive demand for low-cost, architecturally streamlined logic solutions. Through advanced 130nm silicon technology, an optimized architecture and proprietary circuit design, the new Lattice devices lower total solution costs by up to 30% to 50% compared with existing FPGA solutions, and are expected to broaden the adoption of FPGAs within the $20 billion ASIC marketplace.
About Eureka Technology
Eureka Technology, Inc. is a charter member of the Lattice ispLeverCORE Connection program and is a leading intellectual property (IP) provider for PLD and ASIC designers. The company offers a wide range of silicon proven system core logic functions and peripheral functions to support different CPU and bus standards, including PowerPC, ARM, MIPS, ARC and SH2/3/4, PCI, Cardbus, DDR SDRAM, CompactFlash and PCMCIA. These IP cores are designed to reduce the design time-to-market delay, eliminate design risks, and reduce development costs for SoC designs. In addition to providing individual silicon proven IP cores, Eureka Technology also specializes in the integration and customization of IP cores for SoC design according to customer specifications.
Since its founding in 1993, Eureka Technology has been dedicated to the engineering development of integrated circuit design. The company focuses exclusively on IP development, integration and customization for various applications. The company is located in Los Altos in the heart of Silicon Valley. Eureka Technology is one of the few companies to develop IP cores for PLD and ASIC designs, and has successfully licensed hundreds of IP cores to its customers. The company is proud that so many of its customers continue to return to Eureka Technology for additional IP products. Eureka Technology, Inc. headquarters are located at 4962 El Camino Real, Suite #108, Los Altos, CA 94022 USA; Telephone 1-650-960-3800; FAX 1-650-960-3805. For more information about Eureka Technology, please see the World Wide Web site at http://www.eurekatech.com.
About Lattice Semiconductor
Lattice Semiconductor Corporation designs, develops and markets the broadest range of Field Programmable Gate Arrays (FPGA), Field Programmable System Chips (FPSC) and high-performance ISP™ Programmable Logic Devices (PLD), including Complex Programmable Logic Devices (CPLD), Programmable Analog Chips (PAC™), and Programmable Digital Interconnect (GDX™). Lattice also offers industry leading SERDES products. Lattice is “Bringing the Best Together” with comprehensive solutions for today's system designs, delivering innovative programmable silicon products that embody leading-edge system expertise.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in the fields of communications, computing, computer peripherals, instrumentation, industrial controls and military systems. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124-6421, USA; telephone 503-268-8000, fax 503-268-8037. For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com.
Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer and intellectual property suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.
# # #
Lattice Semiconductor Corporation, Lattice (& design), L (& design), ISP, LatticeEC, LatticeECP, LatticeECP-DSP, ispLeverCORE, ispLEVER, ispXPGA, GDX, PAC and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.
|
Eureka Technology Hot IP
Related News
- Intellectutal Property Support For New FPGA Familes Announced By Lattice Semiconductor And CAST Incorporated
- Intellectual Property Support for LatticeECP, LatticeEC FPGAs Announced by Lattice Semiconductor, Digital Core Design
- Initial Wave of Intellectual Property Support for New LatticeXP FPGA Family now Available
- Actel Announces Immediate Availability of 90 Intellectual Property Cores for New ProASIC3 and ProASIC3E FPGA Families
- Intellectual Property Support for New Lattice FPGAs Grows Rapidly
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |