RT-140 Compact Root of Trust for IoT, IIoT and cloud-connected devices, sensors, gateways
NurLogic Further Expands Intellectual Property Offering With Standard Cell and I/O Libraries Utilizing TSMC's Advanced 0.13-Micron Process
NurLogic Further Expands Intellectual Property Offering With Standard Cell and I/O Libraries Utilizing TSMC's Advanced 0.13-Micron Process
SAN DIEGO, March 26 /PRNewswire/ -- NurLogic Design, Inc., a privately held, high-growth, semiconductor technology and intellectual property company, today announced the immediate availability of a family of standard cell and I/O libraries optimized for Taiwan Semiconductor Manufacturing Company's (TSMC) 0.13-micron process technology.
NurLogic's 0.13-micron libraries are designed specifically for TSMC's core CL013G process, which is ideally suited for CPU, communications, portable and wireless system-on-chip (SOC) applications. The TSMC-optimized 0.13-micron libraries will allow customers to significantly reduce design time while enhancing the performance, reliability and flexibility required in the design of today's leading-edge products.
``Designers who are working on leading-edge SOC applications have a clear necessity for fast time-to-market,'' said Kurt Wolf, Director of Marketing for TSMC. ``By offering a broad range of pre-developed standard cell and IP libraries, NurLogic enables these designers to meet their demanding schedules with competitive results.''
NurLogic's standard cell and I/O libraries have been physically and electrically optimized to TSMC's 0.13-micron process and contain more than 1000 specific elements covering an extensive range of functions, including flip-flops, latches and complex cells. NurLogic's test chips were released to TSMC in Q4 2000, with silicon correlation reports expected to be available in early Q2 2001. These high-performance libraries, in conjunction with NurLogic's comprehensive IP product portfolio of memories, analog and connectivity I/Os, enable customers to efficiently develop high-end SOC ASIC designs.
``TSMC recognizes the great importance in pre-developing IP for the company's advanced technology,'' said Darla Berkel, Sr. Product Marketing Manager NurLogic. ``We believe TSMC has taken a leadership role by contracting NurLogic to ensure that high performance libraries are available now. We look forward to building upon the strength of our well-established relationship with TSMC as we continue to extend our product offering.''
NurLogic will also offer additional high-speed, high-density low voltage (CL013LV) libraries in Q2 2001.
AVAILABILITY
NurLogic's industry standard cell and I/O libraries for the TSMC 0.13-micron process are available immediately. For pricing information, please contact NurLogic at 1-877-NURLOGIC.
ABOUT TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology, library and IP options and other leading-edge foundry services. TSMC operates two six-inch wafer fabs and six eight-inch wafer fabs. The Company also has substantial capacity commitments at two joint ventures fabs (Vanguard and SSMC) and WaferTech. In 2000, TSMC produced the foundry industry's first 300mm customer wafers and began constructing two dedicated 300mm fabs. TSMC's corporate headquarters are in Hsin-Chu, Taiwan. More information about TSMC is available through the World Wide Web at http://www.tsmc.com.
ABOUT NURLOGIC DESIGN, INC.
NurLogic Design, Inc. provides a broad range of semiconductor technology products to leading companies in the networking and communications industries. NurLogic products are targeted at CMOS and silicon germanium technologies, and include high speed connectivity IP, analog and mixed-signal IP, embedded memory cores, foundation IP, and ASIC and ASSP products. NurLogic is a privately held corporation headquartered at 9710 Scranton Road, Suite 380, San Diego, CA 92121. Further information on NurLogic can be found on the web at www.nurlogic.com or by calling 1-877-NURLOGIC.
All other trademarks are the property of their respective owners.
Related News
- LEDA Systems®'PCI Express I/O Library Targets UMC's 0.13-micron advanced CMOS process
- VeriSilicon and SMIC Jointly Announce Standard Design Platform for SMIC's Advanced 0.13-micron CMOS Process Technology
- Virage Logic Expands Its Semiconductor IP Offering on Chartered's 0.13-Micron Process
- NurLogic delivers Industry's first PCI-X 2.0 I/O 0.13-Micron Buffer
- MoSys' 1T-SRAM Memory Silicon-Verified on DongbuAnam's 0.18-Micron Standard Logic Process; 0.13-Micron Verifications Initiated
Breaking News
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
- Ceva Bluetooth Low Energy and 802.15.4 IPs Bring Ultra-Low Power Wireless Connectivity to Alif Semiconductor's Balletto Family of MCUs
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Ian Walsh appointed as Sondrel's Regional VP for America
- Systems Designed Today Must Support Post-Quantum Cryptography Tomorrow
Most Popular
- Imagination Technologies announces new capital investment from Fortress Investment Group
- Alphawave Semi: Q2 2024 Trading and Business Update
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Comcores supports BAE systems as a key partner with JESD204C IP
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |