eInfochips to set up Design Center at Pune
Ahmedabad, August 18, 2004 - eInfochips, a Santa Clara CA and Ahmedabad based leading provider of ASIC design services, embedded systems solutions and IP cores to global blue-chip technology companies, has decided to set up a new design center in Pune. The design center will be fully operational and ready to execute customer projects by October 2004.
eInfochips has a state-of-the-art 20000 sq. ft. design center employing over 200 design engineers in Ahmedabad providing solutions and services to leading technology companies like Samsung, Texas Instruments, ATI, Verisity, AMCC, Rambus, Cypress Semiconductor and Navionics.
The Pune Center will focus on ASIC and embedded solutions in the areas of Storage Area Networking (SAN), wireless communications and consumer multimedia applications. The company will also execute two major design center outsourcing projects for ASIC and embedded U.S. customers from this center.
"Pune offers a large pool of talented engineers, strong base of excellent engineering colleges and research institutes. Pune with its proximity to Mumbai and Ahmedabad, makes it an ideal choice for the company's expansion plans," says Tapan Joshi, V.P - Marketing, eInfochips.
eInfochips has earmarked $1.5M over 2 years for the center and plans to ramp up to a team strength of 50-60 engineers in the first year of operation. "eInfochips is setting up the Pune Design Center to meet the growing demand for ASIC and embedded services from our customers in Asia and North America. I am confident that this expanded team will enable us to continue our 60% CAGR growth rate in the coming years", says Shroff.
eInfochips has recently expanded its market presence and opened sales offices in Boston, USA and Bangalore, India. The company has also augmented its sales team with seasoned industry veterans to complement the expanded engineering team.
eInfochips Inc., based in Santa Clara, CA and Ahmedabad, India, is a leading provider of ASIC design services, Embedded systems solutions and IP cores. The Company's capabilities extend from Specification to Silicon, with knowledge spanning ASIC/SoC Design and verification, automated verification methodologies using HVL, eVC development, physical layout & implementation, firmware development, DSP hardware & algorithms and board design. The company's India and US design centers have delivered SoC and Embedded solutions to a variety of customers thus increasing their cost-effectiveness, reducing their time-to-market and growing their market strength.
|
Related News
- eInfochips to set up 2nd design center at Pune; Targets 80% growth in 2006-07
- Tensilica Partners with eInfochips to Set Up Software Development Center in India
- eInfochips ramps up Capacity; Opens 3rd Design Center at Ahmedabad
- Ingot ramps up its India Design center in Pune to develop niche IP solutions
- Lightelligence Partners With ZeroPoint Technologies to Increase Data Center Connectivity Performance by Up to 50%
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |