Altera's New MAX II Development Kit Simplifies Low-Cost CPLD Design
San Jose, Calif., September 1, 2004 ¦¡ Altera Corporation (NASDAQ: ALTR) today introduced the MAX® II Development Kit for customers building general-purpose, low-density logic applications using Altera¡¯s low-cost MAX II CPLD family. The kit provides hardware designers with everything necessary for the development of low-cost CPLD designs targeting interface bridging, I/O expansion, device configuration, and power-up sequencing applications.
¡°MAX II devices deliver low cost, low power, and ease-of-use functionality that make them an ideal alternative to low-density ASSPs,¡± said Bob Beachler, senior director, development kits and AMPPSM programs at Altera. ¡°With the new MAX II Development Kit, designers now have the tools and support they need to explore the features of this innovative product and then quickly and easily develop their CPLD designs.¡±
The MAX II board included with this kit features an instant-on, reprogrammable MAX II device (EPM1270F256C5), along with a USB MAC and PHY, a SPI temperature gauge, one megabit of SRAM, a unique power-up sequencing circuit, power measuring circuitry, LEDs and push buttons. The kit ships with Quartus® II Web Edition software, a USB type A-to-B cable, and a ByteBlaster¢â II download cable for device programming. The kit also features reference designs and demonstrations that highlight the unique features of the MAX II CPLDs.
Pricing and Availability
The MAX II Development Kit is currently available for ordering through the Altera online store at www.shopaltera.com and through authorized Altera distributors for $150. Further information regarding Altera¡¯s development kits is available at www.altera.com/devkits.
About MAX II Devices
Altera¡¯s MAX II devices are the industry¡¯s lowest-cost CPLDs, targeted at general-purpose, low-density logic applications. Based on a groundbreaking implementation of a look-up table (LUT)-based architecture for CPLDs, MAX II devices deliver half the cost, one-tenth the power, four times the density, and twice the performance of previous MAX devices. Built on TSMC¡¯s 0.18-micron flash-based process technology, the instant-on and non-volatile MAX II devices offer 240 to 2,210 logic elements (LEs), up to 272 user I/O pins, and innovative board-management features such as user flash memory. For more information on Altera¡¯s MAX II device family, visit www.altera.com/max2.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world¡¯s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holder.
|
Intel FPGA Hot IP
Related News
- Altera's New $150 Cyclone II Starter Kit Enables Quick and Easy Low-Cost FPGA Design
- GiDEL Ships PROCSpark II Development Board Featuring Altera's Low-Cost FPGAs
- Embedded System Design Made Painless with Altera's Low-Cost EPXA1 Development Kit
- Altera Ships Arria GX Development Kit for Low-Cost FPGA Transceiver-Based Designs
- Xilinx Cuts Development Time for Hand-Held Devices with New Low-Cost CoolRunner-II Starter Kit
Breaking News
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
E-mail This Article | Printer-Friendly Page |