Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Agilent receives patent on USB test spec

![]() ![]() | |
EE Times: Latest News Agilent receives patent on USB test spec | |
Spencer Chin (09/13/2004 2:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=47204541 | |
MANHASSET, N.Y. — Agilent Technologies Inc. (Palo Alto, Calif.) said it has obtained a patent that describes a method to use the Universal Serial Bus (USB) to communicate with a message processing device, including some aspects of GPIB emulation. USB, an industry standard for connecting peripherals to PCs and laptops, is incorporated in Agilent's test instruments and I/O converters. Agilent applied for the patent in December 2000 and was issued U.S. patent 6,718,412 B2 in April 2004. Agilent's interest was to protect the integrity of this technology pending the adoption of a test and measurement class specification within the USB Implementers Forum. "USB is a critical I/O capability for test instrumentation," said Mark Pierpoint, vice president of Agilent's Measurement and Analysis Software Group, in a statement. "The necessity to ensure code communication quality across this bus ensures its present and future utilization in electronic test systems." Agilent will offer its customers patent licenses to implement the test and measurement class specification. Information is available on Agilent's website.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- Xiphera Receives Its First US Patent
- GBT Receives Patent Grant Notification Covering its Integrated Circuits Reliability Verification Analysis and Auto-Correction Technology
- VESA Releases Updated DisplayPort Alt Mode Spec to Bring DisplayPort 2.0 Performance to USB4 and New USB Type-C Devices
- UMC Announces 22nm Technology Readiness Following Silicon Validation on World's Smallest USB 2.0 Test Vehicle
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |