400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Temento Systems starts activities in Germany and announces the creation of its own office
September 17, 2004 - Montbonnot, France - Temento Systems, SA., the leading technology provider of test and debug tools for FPGA, ICs and Systems today announced the starting of its activities in Germany with the creation of its office based in Berlin.
For this opportunity, Temento Systems will exhibit at FED in Ulm, September 17th/18th, 2004. Temento Systems will especially show its DiaTem Studio® platform. DIATEM Studio® is an integrated family of products that streamlines JTAG test for electronic boards, enables test automation and addresses the engineering and manufacturing test stages. With DIATEM Studio® , test engineers can easily bring-up and debug their boards in less than one day, removing barriers to achieving significant quality and cost benefits downstream.
The high level of performance and flexibility of DiaTem Studio® provides quite unlimited debugging capabilities and boosts the productivity of engineers in charge of test preparation. Unlike other tools, the Netlist analysis is included, providing the user with the test coverage information. But DiaTem Studio® is also extremely powerful as an engineering tool and has been conceived not only to perform interconnect and memory testing in production assemblies, but also to debug designs and prototypes and assemble systems.
<>“This will expand Temento Systems’ distribution network and allow all German Speaking European users to take benefit from DiaTem extended performances immediately” said Rüdiger Hartung, Account Manager for Germany, Austria and North Switzerland. >About Temento Systems
Temento Systems S.A. provides Electronic Design and Test Automation (EDTA) solutions, that enable to test, and to debug electronic products (System on Chip (SoC), FPGAs, Boards, Multi-Chips Modules (MCMs), and Systems). Unlike traditional EDA software providers, Temento Systems offers a broad range of solutions focused on systems design test, starting from the earliest stage of design definition (virtual test), straight through hardware testing (physical test). Temento's solutions are used by product development teams, manufacturing teams, maintenance teams, in major companies, and SME in the semi-conductor, telecommunications, consumer electronics, computer, automotive, and aerospace industries. For more information, visit the Temento web site at http://www.temento.com.
Temento Systems® and DiaTem Studio® are registered trademarks of Temento Systems SA.
|
Related News
- Test and Verification Solutions Limited (TVS) Announces Opening of German Office
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
- EnSilica to supply beamforming SatCom ICs to Germany's VITES to enable power- and cost-efficient flat panel terminals for NGSO-constellations
- AI Silicon IP Provider Expedera Opens R&D Office in Singapore
- GlobalFoundries Announces Opening of New Malaysia Office to Support Global Manufacturing Operations
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |