Microprocessor consortium to add energy spec
Microprocessor consortium to add energy spec MANHASSET, N.Y. In a move to address the growing importance of power and energy efficiency as a selling point for processors, the Embedded Microprocessor Benchmark Consortium (EEMBC) plans to add an energy consumption metric to the performance scores it provides for embedded processors tested against its application-focused benchmarks. The consortium has formed two working groups to establish methodologies for the energy consumption benchmarks. One group addressing energy measurements for hardware platforms and devices is being headed up by Shay Gal-On of PMC-Sierra. A second group addressing energy measurements using simulation for intellectual property (IP) processor cores is being headed up by Moshe Sheier of CEVA. The consortium has also engaged the services of David Kaeli, associate professor in Northeastern University's Department of Electrical and Computer Engineering and director of its Computer Architecture Research Laboratory, to guide its energy benchmark developments. EEMBC's members have agreed that the energy metric will be an optional component of the performance benchmark scores published for each processor and will take into account the energy consumed by the benchmarked devices while running each of the consortium's application-focused benchmark suites. Besides providing design engineers with comparable energy consumption information, the new metric will give designers insights into the "cost" of a device's performance in terms of the power budget, by allowing a performance/energy number to be derived using the consolidated performance score in each benchmark suite. Once the standardized methods are finalized, details of how EEMBC measures energy consumption will be available for download from the group's website. Copyright 2005 © CMP Media LLC
By Spencer Chin, Courtesy of EE Times
Nov 9 2004 (15:02 PM)
URL: http://www.embedded.com/showArticle.jhtml?articleID=52600371
Related News
- New technology consortium formed to develop innovative integrated Bluetooth Low Energy modules for SMEs
- Consortium releases common embedded Linux spec
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |