English
Mentor package helps verify TI DSPs
 |
By
February 24, 2004 (11:14 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010227S003961
Related News
- Graphcore leveraged Mentor's Questa technologies to verify massive Colossus GC2 AI processor
- Mentor Graphics Announces EZ-VIP Package for Enhanced Testbench Productivity
- Arteris FlexNoC Helps Enable Texas Instruments Wireless Connectivity for the Internet of Things (IoT)
- CriticalBlue releases support for Texas Instruments' TMS320C66x multicore DSPs within Prism
- Mentor Extends ReadyStart Embedded Software Platform to Texas Instruments' Stellaris ARM Cortex-M3 MCUs
Breaking News
- Revenue Ranking of Global Top 10 IC Design Companies Shows U.S. Companies Having Divergent Performances in 3Q19, Says TrendForce
- Breker Verification Systems Launches Unique RISC-V TrekApp for Automated, High-Coverage System Integration Test Suite Synthesis
- CEA-Leti Builds Fully Integrated Bio-Inspired Neural Network with RRAM-Based Synapses & Analogue Spiking Neurons
- INSPECTOR diagnostic and debug platform passed the PCIe 4.0 compliance
- Aldec's new FPGA-based NVMe Data Storage Solution Targets High Performance Computing Applications
Most Popular
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
- Cobham Releases RISC-V Processor IP Core
- Cobham Releases LEON5 Processor IP Core
- MediaTek selects Nucleus RTOS for next-generation modem technology
- Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
|
E-mail This Article | 
|
|
Printer-Friendly Page |