IEEE takes first steps to standardize SystemC

![]() ![]() | |
EE Times: Latest News IEEE takes first steps to standardize SystemC | |
Mike Santarini (11/18/2004 3:27 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=53700585 | |
SAN JOSE, Calif. — SystemC has moved a step closer to becoming a standard with the Institute of Electrical and Electronics Engineers Inc.'s (IEEE) announcement Thursday (Nov. 18) that it has begun standardization work on the SystemC Language Reference Manual (LRM). The SystemC LRM was originally developed by the Open SystemC Initiative (OSCI), which announced in June of 2003 its intent to hand over the language to the IEEE. Now, the IEEE has officially accepted and announced the IEEE P1666 standard, which will it review and standardize as the SystemC LRM. By standardizing LRM, tool vendors will be able to develop tools to a standard format of the language. The language itself has yet to be standardized by the IEEE but the P1666 is a first step, an OSCI spokeswoman said. The new standard, sponsored by the IEEE Standard Association Corporate Program and the Design Automation Committee of the IEEE Computer Society, is targeted for completion in 12 to 15 months. The SystemC language and its proof-of-concept open source implementation can be downloaded at the OSCI Web site.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- IEEE Releases the Accellera SystemC AMS Standard as IEEE 1666.1-2016
- IEEE Forms Two New Working Groups to Standardize Software and System-Level Energy Management and Power Modeling for System-on-Chip Devices
- Forte Design Systems Becomes First High-Level Synthesis Software Provider to Support IEEE 1666-2011 SystemC
- New SystemC Library Now Available from Accellera Systems Initiative
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |