Agilent Technologies Proves High-Performance 6.25 Gb/s SerDes Core in 90-Nanometer CMOS Process
Silicon-Validated ASIC Offers Storage and Networking OEMs Unrivaled Performance and Flexibility
PALO ALTO, Calif., Nov. 30, 2004 -- Agilent Technologies Inc. (NYSE: A) today announced that it has validated its third-generation SerDes core in a 90-nm CMOS process technology. Due to the core's superior noise immunity, modular design and low power consumption, storage and networking OEMs are now able to embed as many SerDes channels (each operating at up to 6.25 Gb/s) as needed onto a single ASIC chip.
"Our latest 90-nm validated SerDes core offers customers the flexibility to embed hundreds of SerDes channels on a single chip," said Kin Chan, director of engineering for the Networking Solutions Business Unit in Agilent's Semiconductor Products Group. "Agilent's unrivaled combination of high-performance IP cores, high-speed design and embedded test expertise is what maintains our position among the ASIC leaders."
In tests conducted at Agilent, the embedded SerDes ASIC achieved error-free transmission driving signals over FR4 material (at room termperature) a distance of 76 centimeters (30 inches) using two connectors. The 90-nm SerDes core is compliant with Ethernet XAUI and is designed to offer these industry-leading features:
- 1149.6 AC-Extest for testing AC-coupled connections between ICs on the PCB
- LC-based oscillator for improved power-supply noise rejection
- Decision feedback equalization
- BERT on chip for channel optimization
- Automatic receiver DFE tuning
- Low bit error rate of <10-17
- Internal 100-ohm differential termination
Agilent's embedded SerDes ASIC development model provides support throughout the entire product life cycle. It incorporates testing capabilities as early as the definition of system-level architecture and accounts for in-circuit manufacturing test, functional test, system turn-on and debug, and field diagnostics. With this model, Agilent enables equipment manufacturers to develop high-bandwidth networking and storage systems with superior reliability and reduced size, complexity and cost.
About Agilent's ASIC Solutions
With three decades of ASIC design and manufacturing experience, Agilent offers state-of-the-art hierarchical design methodology and design-for-test capability. The company has a consistent record of first-pass success in the design and manufacture of these chips, and provides in-depth system-level design experience, assurance of supply, and total life cycle support. These strengths, combined with an extensive IP portfolio, facilitate rapid integration of quality, high-performance ASICs for applications, including communications, imaging, storage and computing. More information is available at www.agilent.com/view/asic.
About Agilent Technologies
Agilent Technologies Inc. (NYSE: A) is a global technology leader in communications, electronics, life sciences and chemical analysis. The company's 28,000 employees serve customers in more than 110 countries. Agilent had net revenue of $7.2 billion in fiscal year 2004. Information about Agilent is available on the Web at www.agilent.com.
|
Related News
- Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
- Texas Instruments' 6.25 Gbps SerDes Technology Now Available in 90nm Process
- SMIC and Magma Announce Availability of Enhanced Reference Flow for SMIC's 90-Nanometer Low-Power Process
- Impinj First and Only Provider of One-Time- and Multiple-Time-Programmable Nonvolatile Memory Cores in 90-nanometer Logic CMOS
- ARM Announces First Production-Ready DDR1 And DDR2 Memory Interface IP On TSMC 90-Nanometer Process
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |