IP SoC panel touts multithreading

![]() ![]() | |
EE Times: Latest News IP SoC panel touts multithreading | |
Mike Santarini (12/09/2004 11:16 AM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=55300658 | |
GRENOBLE, France — The use of multithreading to address power and compute efficiency in embedded SoCs was the predominate topic of a panel here Thursday (Dec. 9) on the closing day of the IP SoC conference. Panelists Brani Buric, director of product marketing at Virage Logic, AMCC's vice president of marketing Sam Fuller and LSI Logic's European FAE Manager Kai-Uwe Killiches were joined by moderator Tom Petersen, MIPS' marketing director, in a discussion slanted heavily toward MIPS multithreading — essentially software-dominated multiprocessing within one processor. "I like to think of multithreading as discrete CPUs that are running different tasks," said Petersen. "It's a multiprocessor but not a symmetric multiprocessor. It could be one thread is running Linux and another thread is running an audio decoder." Virage's Buric argued that as wireless applications have emerged as a powerful market low power design, the fight to conserve battery power has become a key challenge in many embedded SoC design's today. Buric noted that as design groups put more hardware based functionality controlled by an increasing amount of software on wireless applications, there is an increasing strain on power usage and thus battery life. Buric described a push to develop IP and design blocks at 90 nm with "standby" functions to conserve power and cut leakage. At the 65-nm node, when there is a greater amount of hardware and software functions crammed onto a single die, the ability to shut off certain functions until they are needed will become important. MIPS' Peterson argued that multithreading increases the efficiency of a given processor and thus cuts the amount of time spent processing. Audience members noted that multithreaded processing on power-hungry architectures isn't going to displace competing architectures tailored strictly for low power design any time soon. They reasoned that multithreaded cores still require large amounts of power to run large amounts of software in threads efficiently. Peterson said that with microprocessor companies such as Intel easing off as of late on the drive for greater performance measured through the metrics of MHz and GHz, processing efficiency is becoming a key metric, which plays right into MIPS' multithreading strategy.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- Kilopass Vice President of Marketing to Participate in Panel on SoC Solutions for Wearable Applications During the SoC Conference
- Mobileye Licenses MIPS Technologies' Multi-threading MIPS32 34Kf Core for Next-Generation Driver Assistance SoC
- SoC panel ponders process node tradeoffs
- Panel probes SoC problems, solutions
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |