IBM, Samsung, Infineon, Chartered describe 65-nm process

![]() ![]() | |
EE Times: Latest News IBM, Samsung, Infineon, Chartered describe 65-nm process | |
Mark LaPedus (12/14/2004 11:43 AM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=55301839 | |
SAN FRANCISCO — At the International Electron Devices Meeting (IEDM) here, Chartered, IBM, Infineon and Samsung are expected to describe a 65-nm process that claims to have a 35 percent performance boost over the previous technology. In recent times, IBM Corp. has signed separate foundry and technology deals with Advanced Micro Devices Inc., Chartered Semiconductor Manufacturing Pte. Ltd., Infineon Technologies AG and Samsung Electronics Co. Ltd. IBM, the lead technology provider in the alliance, has announced its 90-nm process. Now, the company, along with its partners, have apparently rolled out the 65-nm technology. The 65-nm process, according to the paper at IEDM, includes two platforms: a base and low-power offering. Applications include logic, SRAM, mixed-signal, and embedded memory. With the technology, the companies claimed to have achieved SRAM cell sizes of 0.51-to-0.682. The process is said to offer up to 10 levels of interconnect and nine levels of copper. The low-k dielectric has been extended from IBM's 90-nm process, which is based on a proprietary carbon-doped oxide material and deposited via CVD tools from Applied Materials Inc. A 12.5 angstrom plasma nitrided gate oxide is also deployed. The technology covers a wide range of off-state leakage currents from 0.5- to 50-nA, according to the paper. "Moreover, we offer an additional low leakage flavor in this technology with low power devices, with gate leakage less than 30 pA/micron and GDIL lower than 10 pA/micron.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- IBM starts making Cell processor on 65-nm process
- IBM, Chartered, Infineon and Samsung Announce Process and Design Readiness for Silicon Circuits on 45nm Low-Power Technology
- ARM Offers Advantage Physical IP Support For IBM, Chartered And Samsung Common Platform On 65-Nanometer Generic Process
- Crolles alliance rolls 65-nm process
- Samsung Electronics Joins IBM, Chartered, Infineon in Next-Generation Semiconductor Logic Process Development
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |