Duolog releases SDRAM, DDR2 and NAND Flash sMEM synthesisable memory models to allow functional system validation in a simulation or emulation environment
The SDRAM and DDR2 memory models are fully cycle accurate with a full command interpreter from initialization sequences to refreshes A core finite state machine implementation supports full memory functionality and facilitates logic validation and debug of command sequences, bank accesses and refresh sequences. a full command interpreter and support configurable memory size and data width.
The models work out of the box on a wide range of emulation environments from custom emulation (Xilinx/Altera) systems to industry standard emulators.
“Any technology which eases the accelleration and emulation of system-level validation is very valuable at the moment.”, commented Dave Murray, “Some of our customers are utilizing these models to do full system-level validation by loading extensive validation programs into the models and running test suites in their target environments. As these models integrate easily into standard simulation and emulation environments, this significantly reduces system verification times and time to market for SoC platforms”.
About Duolog
Duolog Technologies has offices in Dublin & Galway (Ireland) and in Budapest, Hungary. Duolog is a leading supplier of intellectual property, ESL tools and methodology services in the areas of Wired and Wireless Broadband Communications. The company is developing market leading SoC flow design and verification solutions and wireless intellectual property. Duolog also offers hardware and software design services. Further information is available at www.duolog.com
|
Related News
- Atmel Standardizes on Denali's Behavioral Simulation Models for the In System Integration of Its Flash Memory Products
- Arasan Chip Systems releases NAND Flash File system Software
- Arasan Chip Systems Completes Memory Offering With Software Package
- CAST Releases Improved IP Core for Controlling Large NAND-Flash SSD Memories
- Denali Announces Simulation Models for Spansion's MirrorBit ORNAND Flash Memory Products
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |