OCP-IP Unveils CoreCreator 4.0
CoreCreator 4.0 streamlines generation and packaging of core models, interfaces, timing parameters, synthesis scripts, test vectors, and verification suites necessary for efficient IP core reuse and SoC integration. It also provides an environment for stimulating a core (or multiple cores) and analyzing performance and functionality in a system environment.
The tool features a comprehensive design environment for importing existing IP cores or creating new IP cores OCP protocol and physical constraint compliance verification; and maximum frequency and gate area estimation. Its automated environment provides configuration, simulation, logic synthesis and timing analysis, as well as TCL scripting for auto-generation of configuration files and timing constraints. CoreCreator also contains a physical constraint extractor and packager as well as a packager for all necessary verification files, including scan test and functional vectors.
CoreCreator decouples core and system development, allows multiple-core development in parallel, provides a structured core debug and system-level design verification to reduce design time and risk, ensuring rapid time to market. The CoreCreator design environment gives users the freedom to choose their own EDA providers, tools, and design methodologies.
Version 4.0 was approved for release after an extensive review and now supports all the latest enhancements to the OCP 2.0 specification.
CoreCreator 4.0, validated by industry leading companies, is available to OCP-IP members through the website: www.OCPIP.org. Also newly available to members through the website is the latest version of OCP 2.0 training.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP) formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP’s Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC) and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
All trademarks product names and logos are property of their respective owners.
|
Related News
- OCP-IP Unveils CoreCreator II
- Microsemi Unveils Industry's Lowest Power Cost-Optimized FPGA Product Family for Access Networks, Wireless Infrastructure, Defense and Industry 4.0 Markets
- Synopsys Unveils Industry's First Complete PCI Express 4.0 IP Solution
- OCP-IP Releases New OCP Checker as Part of CoreCreator II Tool
- ARC New VTOC 4.0 Modeling Toolset Speeds Creation of Fast Cycle-Accurate C++ and SystemC models.
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |