Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
A license agreement has been signed between Gaisler Research and EADS Astrium GmbH for the use of the Gaisler Research Floating Point Unit
"We are proud that EADS Astrium has selected our Floating Point Unit for this high end space application. The combination of the LEON processor and the powerful GRFPU gives the necessary performance required by navigation applications", says Edvin Catovic the FPU design manager at Gaisler Research AB.
The GRFPU is fully IEEE-754 compliant and implements both single and double precision floating point operations. The GRFPU is available in a commercial version and in a fault tolerant version for space, military and critical applications.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
|
Frontgrade Gaisler Hot IP
Related News
- A license agreement has been signed between Gaisler Research and Saab Ericsson Space AB for the use of the Gaisler Research Floating Point Unit
- Austrian Research Centers GmbH and Gaisler Research AB signs license agreement for LEON3 and the GRLIB IP library
- Comsis and Gaisler Research AB signs license agreement for LEON3
- Orbital Research Inc. and Gaisler Research AB signs license agreement for LEON3
- Radionor Communications AS and Gaisler Research AB signs license agreement for LEON3
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |