Athena announces election of Dr Fred Taylor to IEEE Fellow
Taylor's election to IEEE Fellow, effective January 1, 2005, represents one of the Institute's most prestigious honors and the highest grade of membership in the organization. The grade of Fellow recognizes unusual distinction in the profession and is conferred only by invitation of the Board of Directors upon a person of outstanding and extraordinary qualifications and experience, who has made important individual contributions to his field.
Taylor is a pioneer in the field of residue arithmetic, an innovative method for reducing the complexity of high precision arithmetic when implemented in modern integrated circuits. In addition to his responsibilities at Athena, Taylor is a professor of Electrical and Computer Engineering and Computer and Information Sciences at the University of Florida. He is the Director of the High-Speed Digital Architecture Laboratory at the University of Florida. Taylor consults widely to federal agencies and commercial firms in the areas of digital signal processing, VLSI, and educational technology. Dr. Taylor has been principal or co-principal investigator on over 70 sponsored research projects, holds 4 U.S. patents, and has created numerous commercial software packages in digital signal processing. Taylor has authored 10 books on the subject of electronics and has published over 100 refereed journal articles.
About The Athena Group, Inc.
The Athena Group, Inc. of Gainesville, Florida licenses signal processing technology that delivers breakthrough performance, reduced area, and reduced power consumption in a broad range of SoC products. Athena technology is ideal for leading edge applications such as secure e-commerce, wireless communications, and video compression.
Athena was founded in 1986 and is privately held.
|
Related News
- TSMC Announces Dr. Mark Liu Not to Participate in Next Board of Directors Election
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
- AlphaICs welcomes IEEE Fellow Michael Shebanow as Chief Technology Officer
- IEEE Fellow Gary Bronner Joins Rambus
- Accellera Announces IEEE Standard 1801™-2024 is Available Through IEEE GET Program
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |