Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Tower aims to ship ICs made on 130-nm process in 2005

![]() ![]() | |
EE Times: Latest News Tower aims to ship ICs made on 130-nm process in 2005 | |
Peter Clarke (03/07/2005 4:35 AM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=60406691 | |
LONDON — The 130-nanometer manufacturing process technology acquired from Motorola Inc. by foundry Tower Semiconductor Ltd. (Migdal Haemek, Israel) is running in Tower's Fab2 200-mm wafer fab and Tower is working with a lead customer on design of two integrated circuits making use of the process. "Yes it is running in the line and we are gearing up for pre-production," Doron Simon, vice president of marketing for Tower Semiconductor and president of the foundry's U.S. subsidiary, told Silicon Strategies in an interview. Motorola Inc.'s chip unit, now called Freescale Semiconductor Inc., licensed its 130-nm process technology to Tower several years ago but the process now looks set to yield commercial chips for Tower before the end of 2005. Simon would not name the customer that has agreed to be the "pipe-cleaner" for Tower on 0.13-micron. "We have a design started with a key partner but the partner doesn't have silicon yet. It is an ASIC logic chip with some analog. There is a second generation product which does have some embedded non-volatile memory," Simon said. When asked when Tower would start getting commercial return on the leading edge process Simon said: "By the end of 2005 we expect to be in commercial production, if the customer keeps up the pace of development." Simon said that when proving a process out with a lead customer a foundry is dependent on the timetable of that customer.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |

Related News
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- Synopsys Releases Mixed-Signal PHY IP for SMIC 130-nm Process
- Nurlogic moves libraries to IBM 130-nm foundry process
- SkyWater Announces Availability of Cadence Open-Source PDK and Reference Design for SkyWater's 130 nm Process
- TSMC weighs pain versus gain in 130-nm technology
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |