Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Fabless firms outpace IDMs in costs, gross margins
EE Times: Fabless firms outpace IDMs in costs, gross margins | |
(03/16/2005 2:57 PM EST) URL: http://www.eetimes.com/showArticle.jhtml?articleID=159901014 | |
SAN JOSE, Calif. Fabless chip makers in the "core silicon space" are enjoying lower costs and much higher gross margins than their integrated device manufacturing (IDM) counterparts, according to a report from iSuppli Corp. In the market for core silicon of which iSuppli (El Segundo) defines as consisting of application specific integrated circuits (ASICs), application specific standard products (ASSPs) and programmable logic devices (PLDs) fab ownership no longer appears to be a prerequisite for success. "In fact, with the transition to 90-nm silicon built on 300-mm wafers, fabless core-logic suppliers will enjoy some added benefits that will propagate throughout their financial results, from increased sales to higher margins," according to iSuppli. "Integrated device manufacturers (IDMs) and foundries will benefit as well, but likely to a somewhat lesser extent." iSuppli compared the gross margin performance by four fabless core-silicon providers Altera, Broadcom, Qualcomm and nVidia with two IDMs, STMicroelectronics and LSI Logic. Taiwan Semiconductor Manufacturing Co. Ltd., the leading foundry, is also included for comparison purposes. In general, the fabless companies show substantially higher gross margins than the IDMs. This margin gap reflects the fact that a finished semiconductor product is really the sum of many smaller products, including the intellectual property (IP). "The value of this IP is usually much higher in core silicon applications than the chip itself and other physical components such as packaging and test, and consequently commands a higher margin," according to iSuppli.
| |
- - | |
Related News
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |