English
Design at the System Level
By Ed Sperling -- 3/25/2005
Electronic News
Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.
Click here to read more ....
Electronic News
Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.
Click here to read more ....
Related News
- Tortuga Logic and Synopsys Collaborate to Deliver System-Level Security to SoCs Built with Synopsys DesignWare ARC Processor IP
- Imagination and Chips&Media deliver integrated GPU and Video Codec IP with advantages of system level compression
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- Green Hills Software INTEGRITY-178 tuMP Multicore Operating System Selected by Commercial & Military Flight Critical Equipment Supplier for DO-178B Level A Certification on the Xilinx Zynq Ultrascale+ MPSoC
- Imagination licenses UltraSoC IP to deliver system-level debug and optimization capabilities for SoCs
Breaking News
- Synopsys and Ixia, a Keysight Business, Announce Collaboration to Enable Scalable Networking SoC Validation Solution
- Arasan announces the immediate availability of its Ultra Low Power MIPI D-PHY IP Compliant to D-PHY Specification v1.20 for TSMC 22nm SoC Designs
- UltraSoC-led consortium secures £2m Innovate UK funding to develop cybersecurity solutions for connected and autonomous vehicles
- InAccel releases world's first universal bitstream repository for FPGAs based on JFrog
- DSP Concepts and CEVA Partner to Streamline Audio/Voice DSP Software Development for High-End Sound Applications
Most Popular
- Xiaomi picks up 6% stake in chip designer VeriSilicon
- DSP Concepts and CEVA Partner to Streamline Audio/Voice DSP Software Development for High-End Sound Applications
- InAccel releases world's first universal bitstream repository for FPGAs based on JFrog
- PCIe a Battlefield for Intel, Rivals
- UltraSoC-led consortium secures £2m Innovate UK funding to develop cybersecurity solutions for connected and autonomous vehicles
|
E-mail This Article | 
|
|
Printer-Friendly Page |