English
Design at the System Level
By Ed Sperling -- 3/25/2005
Electronic News
Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.
Click here to read more ....
Electronic News
Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.
Click here to read more ....
Related News
- Tortuga Logic and Synopsys Collaborate to Deliver System-Level Security to SoCs Built with Synopsys DesignWare ARC Processor IP
- Imagination and Chips&Media deliver integrated GPU and Video Codec IP with advantages of system level compression
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- Green Hills Software INTEGRITY-178 tuMP Multicore Operating System Selected by Commercial & Military Flight Critical Equipment Supplier for DO-178B Level A Certification on the Xilinx Zynq Ultrascale+ MPSoC
- Imagination licenses UltraSoC IP to deliver system-level debug and optimization capabilities for SoCs
Breaking News
- Cadence 3D-IC Advanced Packaging Integration Flow Certified by Samsung Foundry for its 7LPP Process Technology
- Cadence Automotive Reference Flow Certified by Samsung Foundry for Advanced-Node Design Creation
- Cadence Custom/AMS Flow Certified for Samsung 5LPE Process Technology
- Synopsys Design Platforms Enabled for Samsung Foundry 2.5D-IC Multi-Die Integration
- Samsung Foundry and Synopsys Deliver Comprehensive Automotive Solutions for Autonomous Driving and ADAS
Most Popular
- Silex Insight Introduces Hardware Security Module (HSM) for Xilinx FPGA Devices
- BrainChip Introduces First in a Revolutionary New Breed of Neuromorphic Computing Devices at the Linley Processor Conference
- Samsung Foundry and Synopsys Deliver Comprehensive Automotive Solutions for Autonomous Driving and ADAS
- Brite Semiconductor Begins Mass Production of Smart Meter Chips
- CHIPS Alliance Growth Continues With New Members and Design Workshop this November
|
E-mail This Article | 
|
|
Printer-Friendly Page |