€270m for RISC-V chiplets to build European exascale supercomputers
By Nick Flaherty, eeNews Europe
EuroHPC is to issue call next month for RISC-V chiplet projects in January with €270m of backing.
A Framework Partnership Agreement (FPA) aims to set up a long term partnership between the EuroHPC joint undertaking and a consortium of industry, research organisations and the institutions in High Performance Computing. This would drive a ‘strategic and ambitious R&D initiative contributing to the development of innovative HPC hardware and software technology based on the open RISC-V ecosystem’.
This will be followed by a plan to build and deploy exascale and post-exascale supercomputers based on the technology.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem
- European Union Seeks Chip Sovereignty Using RISC-V
- Tenstorrent RISC-V and Chiplet Technology Selected to Build the Future of AI in Japan
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor