Tensilica DSP IP supports efficient AI/ML processing
TSMC 4nm (N4P) 1.2V/1.8V/2.5V Failsafe GPIO Libraries
TSN Ethernet Switched Endpoint Controller
32-bit PCI Bus Master/Target
ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
CANsec: Security for the Third Generation of the CAN Bus
Accelerating SoC Evolution With NoC Innovations Using NoC Tiling for AI and Machine Learning
A new era for embedded memory
Hardware-Assisted Verification: Unlocking the Future of Chip and System Design
Ensuring Quality and Providing Exceptional Support for IP Cores at Chip Interfaces
A Brief on Message Bus Interface in PIPE
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.