MIPI D-PHY 4-Lane CSI2-TX (Transmitter) in TowerJazz 65nm
USB2.0 Host Transceiver PHY
TSMC 40LP Crystal Oscillator, Ultrastable spec
Cryptography Accelerator
Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
CEVA, Inc. Appoints Iri Trashanski as Chief Strategy Officer
Inuitive Adopts VeriSilicon's Advanced ISP IP for its Vision AI Processor
Accelerating RISC-V development with network-on-chip IP
Off-the-Shelf Chiplets Open New Market Opportunities
Efficient FIR filtering with Bit Layer Multiply Accumulator
New Unified Electrostatic Reliability Analysis Solution Has Your Chip Covered
Formal verification best practices to reach your targets
VESA Display Stream Compression (DSC) Encoder IP Core
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.