DDR3/2 PHY in Samsung (45nm, 32nm)
Next Generation Flash device enabling small size, low power and direct connection with digital circuit which opens up new possibiities
Crypto Coprocessor (Compact)
MIPI D-PHY in GlobalFoundries (40nm, 28nm)
Palma Ceia SemiDesign Names Robert Young Chief Technology Officer
Flex Logix Pairs its InferX X1 AI Inference Accelerator with the High-Bandwidth Winbond 4Gb LPDDR4X Chip to Set a New Benchmark in Edge AI Performance
Andes Technology Corp. Announces EdgeQ to Deliver Converged 5G and AI Silicon Platform with AndesCore RISC-V License for the 5G Open Radio Access Network
PUF is a Hardware Solution for the Sunburst Hack
It's Time to Look at FD-SOI (Again)
Verifying Dynamic Clock switching in Power-Critical SoCs
How a lack of tiny chips is stopping car production in its tracks
Automatically generated analog IP: How it works in SoC designs
Protocol and Interface Agnostic Universal D2D Controller for HPC and Chiplets
© 2020 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.