Multi-format decoder for 4K UHD with a single-core, 4:2:0 10-bit (max 8K). HEVC/H.265, AVC/H.264, VP9, AV1 and AVS2
PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
10-bit, 5 MSPS ADC in 12nm CMOS
USB 2.0 Controller
Synopsys and TSMC Streamline Multi-Die System Complexity with Unified Exploration-to-Signoff Platform and Proven UCIe IP on TSMC N3E Process
Chips&Media Announces the Release of "CMNP," the New Neural Processor IP
PrimisAI Forms to Revolutionize Hardware Design with Leading AI Solutions
Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
Accelerating RISC-V development with network-on-chip IP
Off-the-Shelf Chiplets Open New Market Opportunities
How LPDDR5X Delivers the Speed Your Designs Need
Is DisplayPort really the future standard?
MIPI DPHY Solution
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
