MIPI M-PHY HS-G4 IP (M-PHY v4.1) in TSMC 40G
Low Dropout (LDO) Capless Regulator, 25mA output, GF 22FDX
PCIe 5.0 PHY IP for SF5
NeuPro-M, NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Maximizing ESD protection for automotive Ethernet applications
Time Sensitive Networking for Aerospace
Understanding mmWave RADAR, its Principle & Applications
Futureproofing Automotive AI to Manage Lifetime Cost
Can GPUs Accelerate Digital Design Implementation?
New ML Networks Far Outperform Old Standbys
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.