USB 3.0 PHY in TSMC (65nm, 55nm, 40nm, 28nm)
sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
RISC-V Compliant Platform Level Interrupt Controller
High Performance Second Generation Extended MIPI CSI2 Receiver
Intensivate Engages SiFive's RISC-V Expertise to Develop Leading Accelerator
Semiconductor Acquisitions Regain Momentum in 2019
Veriest kick-starts Formal Verification methodology at Valens
The Age of the Monster Chip
Better Benchmarks through Compiler Optimizations: Codasip Jump Threading
UVM RAL Model: Usage and Application
MIPI CSI-2 v3.0 is here! - The industry's First Comprehensive Solution for 5G, Imaging, Surveillance and Automotive
PCIe Gen 4: It's Official, We're Compliant
How 5G is Driving AI at the Edge
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
