PCIe Gen6 Controller
MIPI CSI2 v1.3 Transmit Controller
HDMI 2.1 Audio PLL in Samsung (14nm)
Optimize your 5G NR O-RAN Split 7.2X design with EIC cutting-edge PRACH Design and Verification Suite
VeriSilicon's DeWarp Processing IP DW200-FS achieved ISO 26262 ASIL B certification
Arteris and SiFive Deliver Pre-verified Solution for the Datacenter Market
Andes Announces the AndesCore™ AX66 supporting RVA23, Multi-cluster, Hypervisor and Android
A new era for embedded memory
Electronic musical instruments design: what's inside counts
Casting a wide safety net through post processing Checking
Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
Delivering a Better Support Experience for IP Customers
Driving Innovation: Cadence's Cutting-Edge IP on TSMC's N3 Node
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.