TSMC 5nm (N5) 1.8V SD/eMMC PHY
Ultra Low-Latency IP PCI-express Framework
ReRAM NVM in 130nm CMOS, S130
Turnkey UWB MAC and PHY platform IP, for FiRa 2.0, CCC Digital Key 3.0, and Radar
Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
Xiphera Partners with IPro for the Israeli Chip Design Market
BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
Electronic musical instruments design: what's inside counts
Casting a wide safety net through post processing Checking
An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
Samsung Highlights Work to Bring RISC-V to Tizen
Solving the RISC-V puzzle - optimal performance with zero risk
Can You Rely Upon your NPU Vendor to be Your Customers' Data Science Team?
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.