SiFive Latest News

Headline Sign Up for SoC News Alert	Publication


FADU Launches Industry Leading SSD Solutions Powered by SiFive RISC-V Core IP	Aug. 07, 2018

Silicon Industry Veteran Joins SiFive Executive Team	Jul. 25, 2018

SiFive Unveils E2 Core IP Series for Smallest, Lowest Power RISC-V Designs	Jun. 25, 2018

Brite Semiconductor Joins SiFive's DesignShare Program	May. 22, 2018

SiFive Announces Investment from Intel Capital	May. 08, 2018

Dover Microsystems Brings Secure Silicon IP to DesignShare	Apr. 12, 2018

SiFive Secures $50.6 Million Funding to Advance RISC-V Based Semiconductors	Apr. 02, 2018

SiFive Brings in Mobiveil as Newest Partner in the DesignShare Economy	Mar. 22, 2018

SiFive Appoints CFO to Executive Team	Feb. 14, 2018

SiFive Launches World's First Linux-Capable RISC-V Based SoC	Feb. 07, 2018

Custom Silicon Veteran Joins SiFive Executive Team	Jan. 30, 2018

SiFive Welcomes Former Intel Corporate VP to Executive Team	Jan. 22, 2018

SiFive Joins Microsemi's New Mi-V Ecosystem to Accelerate Adoption of RISC-V Open Instruction Set Architecture	Dec. 07, 2017

Think Silicon Joins SiFive's Growing DesignShare Ecosystem	Dec. 05, 2017

SiFive Joins FDXcelerator Program to Bring RISC-V Core IP to GLOBALFOUNDRIES' 22FDX Process Technology	Nov. 29, 2017

SiFive and Microsemi Expand Relationship with Strategic Roadmap Alignment and a Linux-Capable, RISC-V Development Board	Nov. 28, 2017

Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform	Nov. 14, 2017

SiFive and eMemory Bring Embedded Memory to the DesignShare Economy to Accelerate Development of RISC-V Silicon	Nov. 07, 2017

Flex Logix to Provide Embedded FPGA IP to 'DesignShare' for SiFive Freedom Platform	Oct. 31, 2017

Lauterbach and SiFive Bring TRACE32 Support for High-Performance RISC-V Cores	Oct. 30, 2017

SiFive Joins TSMC IP Alliance Program	Oct. 16, 2017

SiFive Launches First RISC-V Based CPU Core with Linux Support	Oct. 04, 2017

SiFive Joins TSMC IP Alliance Program	Sep. 26, 2017

SEGGER Adds Support for SiFive's Coreplex IP to Its Industry Leading J-Link Debug Probe	Sep. 19, 2017

SiFive and UltraSoC partner to accelerate RISC-V development through DesignShare	Sep. 07, 2017

SiFive and Rambus to Provide IP to the 'DesignShare' Economy	Aug. 21, 2017

SiFive Appoints Naveed Sherwani as CEO	Aug. 16, 2017

SiFive Unveils the first RISC-V-based Arduino Board	May. 22, 2017

SiFive Secures $8.5 Million Series B Funding to Advance RISC-V Based Semiconductors	May. 08, 2017

SiFive Launches CPU IP Industry into the Cloud with New RISC-V Cores and an Easy Online Business Model	May. 04, 2017

Open Source Reaches Processor Core	Jan. 09, 2017

SiFive Launches Industry's First Open-Source RISC-V SoC	Nov. 29, 2016

SiFive Introduces Industry's First Open-Source Chip Platforms	Jul. 11, 2016