MIPI D-PHY in TSMC (40nm, 28nm, 16nm, 12nm, 7nm)
INSIDE Secure AES GCM/XTS Engine
10 Gigabit Ethernet 10GBase-W PHY
Configurable PCI Express 4.0 Controller for ASIC/SoC with a configurable AMBA AXI3/AXI4 user interface
eSilicon Announces Availability of 7nm High-Bandwidth Interconnect (HBI+) PHY for Die-to-Die Interconnects
Cambridge Consultants Becomes Arm Approved Design Partner
Avery Design Introduces CXL VIP
The Age of the Monster Chip
Better Benchmarks through Compiler Optimizations: Codasip Jump Threading
UVM RAL Model: Usage and Application
MIPI CSI-2 v3.0 is here! - The industry's First Comprehensive Solution for 5G, Imaging, Surveillance and Automotive
PCIe Gen 4: It's Official, We're Compliant
How 5G is Driving AI at the Edge
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
