Linear Regulator for digital island
HEVC/H.265 + AVC/H.264 Decoder IP Single-CORE for 4Kp60
400G/200G/100G Ethernet MAC
Automotive MIPI A-PHY Source IP - 1-Lane
Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA
sureCore's ultra-low memory technologies enable designers to create the reality of the metaverse
CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
Implementing C model integration using DPI in SystemVerilog
Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
Lossless Compression Efficiency of JPEG-LS, PNG, QOI and JPEG2000: A Comparative Study
The design of the NoC is key to the success of large, high-performance compute SoCs
TSMC FINFLEX - Ultimate Performance, Power Efficiency, Density and Flexibility
Introducing Open Access: SoC design for everyone
© 2022 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.