Display Stream Compression (DSC 1.2) Decoder
MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave
SD 3.0 / SDIO 3.0 Combo Device Controller
Ultra-Low Power 6 - 13 Bit 0.5 -10 kS/s 10μW Analog Front End
Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
Renesas and SiFive Partner to Jointly-Develop Next-Generation High-End RISC-V Solutions for Automotive Applications
CAES Gaisler Signs Contract with the European Space Agency for New Advanced Space Processor
A short primer on instruction set architecture
Building security into an AI SoC using CPU features with extensions
Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
What is an ASIP?
Design IP Sales Grew 16.7% in 2020, Best Growth Rate Ever!
SiFive RISC-V Proven in 5nm Silicon
© 2021 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.