DSC Encoder
MIPI DPHY & LVDS Transmit Combo on GF55LPe
PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
AV1 Multi-standard Video Encoder HW IP for 4K60fps Encoding
Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
MIPI A-PHY Specification Levels Up In-Vehicle Connectivity
Safeguarding the Arm Ecosystem with PSA Certified PUF-based Crypto Coprocessor
Mastering Key Technologies to Realize the Dream - M31 IP Integration Services
Create high-performance SoCs using network-on-chip IP
NVMe® 2.0 Specifications: Enabling Efficient Boot Over NVMe Transports
Winning Embedded World Best in Show for RISC-V Functional Safety Processor
Why AI Requires a New Chip Architecture
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
