DDR4/ LPDDR4/ DDR3L PHY IP - 3200Mbps (Silicon Proven in TSMC 12FFC)
IEEE1588 & IEEE802.1AS PTP Transparent Clock (TC) core
Cryogenic 12 bit ADC
Front-end voice processing software package providing enhanced speech intelligibility for voice-enabled devices
Axiomise Accelerates Formal Verification Adoption Across the Industry
intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
Exclusive Access Monitors - Stress Validation
Emerging Trends and Challenges in Embedded System Design
Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
Highlights from 2022, a turning year for Codasip
IEDM: TSMC N3 Details
Weebit ReRAM: NVM that's better for the planet
© 2023 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.