Configurable PCI Express 1.1 Supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
Tunable HMAC accelerator - compliant with all hash functions (SHA1, SHA2, SM3, SHA3) - optional SCA protection
Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
10G-800G Ethernet/FiberChannel/FlexO Core
DVB-S2X/S2/S Demodulator IP Core licensed to a Major Chinese Semiconductor company for integration into an 8K TV SOC
NSITEXE Announces a RISC-V 32bit CPU supporting ISO26262 ASIL D
NSITEXE achieves world's first RISC-V processor with vector extension certified for ISO 26262 ASIL D ready product
The Elements of Traceability
Advanced driver-assistance systems (ADAS)
How eNVM Helps Power Controllers Be Smarter
Arm M&A Nonsense
Delivering on the Promise of Industry-Leading RISC-V Processors
Is RISC-V the Future?
© 2021 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
