USB 3.0 femtoPHY in TSMC (28nm, 16nm, 12nm)
H.264 core (RTL - IP) H.264 HP 4K Encoder / Decoder Hardware IP
VESA DSC (Display Stream Compression) 1.2a Video Decoder
Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface
Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
Nestwave Secures Additional Capital to Accelerate Deployment of Low-Power Geolocation Solutions for the IoT
Building security into an AI SoC using CPU features with extensions
Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - Optimizing latency key factor
Basics of SRAM PUF and how to deploy it for IoT security
Design IP Sales Grew 16.7% in 2020, Best Growth Rate Ever!
SiFive RISC-V Proven in 5nm Silicon
Taking the Wraps Off: Cadence IP Subsystem for PCIe 5.0
© 2021 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.