MIPI M-PHY G4 Designed For TSMC 28nm HPC+
USB 2.0 OTG On-The-Go Transceiver PHY
65nm OTP Non Volatile Memory for Standard CMOS Logic Process
sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
Industry R&D Spending To Rise 4% After Hitting Record in 2020
Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
Verifying Dynamic Clock switching in Power-Critical SoCs
Let's make RISC-V connected systems synonymous with security
IO and multiprotocol processing in highly demanding embedded architectures
Huawei tries to acquire chip ecosystem
Arm enables the lowest power IoT devices with new Ambiq Apollo4 SoC on TSMC 22nm ULP and ULL libraries
Running LSTM neural networks on an Imagination NNA
© 2020 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.