High precision ring oscillator within +/-2% of the specified 22.1184M frequency - 0.18um EF
10/100 Mbps with AHBAPB interface
Core10100 is a high-speed media access control (MAC) Ethernet controller. It implements Carrier Sense Multiple Access with Collision Detection (CSMA/CD) algorithms defined by IEEE 802.3 for MAC over an Ethernet connection. Communication with an external host is implemented via a set of Control and Status registers and the DMA controller for external shared RAM. For data transfers, Core10100 operates as a DMA master. It automatically fetches from transmit data buffers and stores receive data buffers into external RAM with minimum CPU intervention. Linked list management enables the use of various memory allocation schemes. Internal RAMs are used as configurable FIFO memory blocks, and there are separate memory blocks for transmit and receive processes. The core has a generic host-side interface that connects with external CPUs. This host interface can be configured to work with 8-, 16-, or 32-bit data bus widths with big or little-endian byte ordering.
View 10/100 Mbps with AHBAPB interface full description to...
- see the entire 10/100 Mbps with AHBAPB interface datasheet
- get in contact with 10/100 Mbps with AHBAPB interface Supplier