10-Bit 160MS/s Pipeline ADC in 65nm
Features
- 65nm TSMC Logic LP Process, 6 Metals Used
- Single 1.2V Supply
- Sampling Rate Up to 160MS/s
- 1.0Vpp Diff. Input Range
- 53mW at 160MS/s
- 27mW at 80MS/s
- 14mW at 40MS/s
- DNL= ±0.5LSB Typ.; INL= ±1.0LSB Typ.
- SNR= 57dB at fin= 10MHz and 160MS/s
- 9.1-bit ENOB at fin= 10MHz and 160MS/s
Benefits
- High-performance ADC
- Low-Power
- Small Die Area
View 10-Bit 160MS/s Pipeline ADC in 65nm full description to...
- see the entire 10-Bit 160MS/s Pipeline ADC in 65nm datasheet
- get in contact with 10-Bit 160MS/s Pipeline ADC in 65nm Supplier