English
You are here:
10-Bit 28-to-71MS/s ADC
The S3AD71M10BT55GP is a 10-bit ADC IP implemented in TSMC 55nm GP 1.0V and operating with a core sampling rate from 55MS/s up to 90MS/s.
Features
- CLN55GP, TSMC 55nm Logic General Purpose
- No Analog Options
- 10-bit Pipeline ADC
- 1.0Vpp Diff. Input Range
- S/H with 300MHz Full Power Bandwidth
- DNL= ±0.5LSB Typ.; INL= ±1.0LSB Typ.
- SNR= 57.5dB and 9.1-bit ENOB
- Stand-By and Power-Down Modes
- Compact Die Area
View 10-Bit 28-to-71MS/s ADC full description to...
- see the entire 10-Bit 28-to-71MS/s ADC datasheet
- get in contact with 10-Bit 28-to-71MS/s ADC Supplier
10-Bit ADC
- 10-bit, 12-bit, 14-bit, Low Speed SAR ADC in TSMC (180nm, 90nm, 65nm, 55nm, 40nm, 28nm, 16nm, 12nm)
- 10 Bit 40 MS/s Pipeline ADC
- 16 Bit 10 kS/s Incremental Delta - Sigma ADC
- 10-bit, 12-bits, High Speed Pipeline ADC in TSMC (65nm, 40nm)
- 10-bit, 12-bit, 14-bit, Low Speed SAR ADC in GlobalFoundries (40nm, 22nm, 12nm)
- 10-bit 160MS/s Dual-Channel ADC