Dual thread, superscalar, embedded 32-bit RISC-V core with 9-stage pipeline
10-Bit, 50/100/200/250 MSPS 1.8V CMOS ADC
The ADC core requires a single 1.8V power supply and consumes less than 60mW at 200MSPS with on-chip CMOS output data drivers.
The ADC is fabricated on a number of TSMC-compatible and other general 0.18um CMOS processes in leading foundries including SMIC, Jazz and HHNEC.
The test chips are available in both 48-pin TQFP and 44-pin PLCC. The test chips support up to 170MSPS in CMOS mode using on-chip CMOS data and clock drivers. Evaluation boards are available.
View 10-Bit, 50/100/200/250 MSPS 1.8V CMOS ADC full description to...
- see the entire 10-Bit, 50/100/200/250 MSPS 1.8V CMOS ADC datasheet
- get in contact with 10-Bit, 50/100/200/250 MSPS 1.8V CMOS ADC Supplier
ADC IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- 10-bit SAR ADC TSMC
- 802.11 b/g/n Transceiver w/ ADC & DAC
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode