55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
10-bit 60MS/s Dual Input ADC
Features
- 65nm CSM LPE Logic Process
- No analog options
- 1.2V Core Power Supply
- 10-Bit Pipeline ADC with Single Channel and IQ Operation
- Very Efficiency IQ Operation
- 1Vpp Differential Input Range
- DNL ±0.5LSB Typ.
- INL ±1.0LSB Typ.
- Only 29mW in Dual Channel Mode at 30MS/s per Channel
- Only 15mW in Single Channel Mode at 30MS/s
- 56.5dB SNR Typ. @ fin= 4.5MHz
- 56dB SNDR Typ. @ fin= 4.5MHz
- 66dB SFDR Typ. @ fin= 4.5MHz
- 9.0-bit ENOB Typ. @ fin= 4.5MHz
- Stand-by and Power Down Modes
- Compact Die Area
View 10-bit 60MS/s Dual Input ADC full description to...
- see the entire 10-bit 60MS/s Dual Input ADC datasheet
- get in contact with 10-bit 60MS/s Dual Input ADC Supplier