English
You are here:
100MHz single-ended to differential clock buffer for UMC 40nm LP.
100MHz single-ended to differential clock buffer for UMC 40nm LP.
View 100MHz single-ended to differential clock buffer for UMC 40nm LP. full description to...
- see the entire 100MHz single-ended to differential clock buffer for UMC 40nm LP. datasheet
- get in contact with 100MHz single-ended to differential clock buffer for UMC 40nm LP. Supplier
Interface Solution
- Configurable PCI Express 4.0 Controller for ASIC/SoC with a configurable AMBA AXI3/AXI4 user interface
- Interlaken Protocol IP (High Speed Chip-To-Chip Interface)
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface
- Common Public Radio Interface (CPRI) v.7.0 IPC
- Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- Common Public Radio Interface (CPRI) v.6.1 IPC