English
You are here:
12-bit 160MS/s Ultra-Efficient Dual-Input ADC
The S3ADS160MD12BSM28SP is an ultra low-power 12-bit dual-channel high-speed SAR ADC IP with a core sampling frequency up to 160MS/s.
For maximum application flexibility, the power dissipation of this ADC scales with the sampling rate. This 12-bit ADC can be used in single-channel mode or dual-channel mode allowing for I/Q operation. It features an excellent cross-channel performance that includes 0.1dB gain mismatch and -80dB crosstalk between channels.
Considering a dual-channel operation at a sampling rate of 80MS/s per channel, a 10MHz input frequency and an input range of 1Vppdiff, this ADC IP features an outstanding dynamic performance that includes 76dB SFDR, -75dB THD, 63.5dB SNR and 10.2-bit ENOB.
The S3ADS160MD12BSM28SP does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request.
For maximum application flexibility, the power dissipation of this ADC scales with the sampling rate. This 12-bit ADC can be used in single-channel mode or dual-channel mode allowing for I/Q operation. It features an excellent cross-channel performance that includes 0.1dB gain mismatch and -80dB crosstalk between channels.
Considering a dual-channel operation at a sampling rate of 80MS/s per channel, a 10MHz input frequency and an input range of 1Vppdiff, this ADC IP features an outstanding dynamic performance that includes 76dB SFDR, -75dB THD, 63.5dB SNR and 10.2-bit ENOB.
The S3ADS160MD12BSM28SP does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request.
Features
- SMIC 28nm PolySiON (SP) Process
- No Analog Options
- 1.05V Core & 1.8V I/O Supplies
- 12-bit ADC, High-Speed SAR-based Architecture
- Differential Input Signal Range: 1.0Vppdiff
- Single Channel or Dual-Channel Operation
- Single-Channel Max Sampling Rate: 160MS/s
- Dual-Channel Max Sampling Rate: 80MS/s per Ch.
- Power Consumption Scaling with Frequency
- Internal Bandgap and Biasing System
- All Required Voltage References Included
- Outstanding Dynamic Performance
- 76dB SFDR at fin=10MHz
- -75dB THD at fin=10MHz
- 63.5dB SNR at fin=10MHz
- 63.1dB SNDR at fin=10MHz
- 10.2-bit ENOB at fin=10MHz
- [Noise integrated from DC to Nyquist]
- Outstanding Cross-Channel Performance:
- 0.1dB Channels Gain Mismatch
- -80.0dB Crosstalk between Channels
- Stand-by and Power Down Modes
- Ultra Low Power Dissipation:
- Ultra Efficient ADC Converter:
Applications
- DVB – S/T/C/S2/T2
- 802.11a/b/g/n/ac
- LTE
- PLC, DOCSIS, MoCA
Block Diagram of the 12-bit 160MS/s Ultra-Efficient Dual-Input ADC
View 12-bit 160MS/s Ultra-Efficient Dual-Input ADC full description to...
- see the entire 12-bit 160MS/s Ultra-Efficient Dual-Input ADC datasheet
- get in contact with 12-bit 160MS/s Ultra-Efficient Dual-Input ADC Supplier
12-bit ADC
- 10-bit, 12-bit, 14-bit, Low Speed SAR ADC in TSMC (180nm, 90nm, 65nm, 55nm, 40nm, 28nm, 16nm, 12nm)
- 12-bit, 8 GSPS High Performance RF ADC in 7nm CMOS
- 12 Bit 40 MS/s Pipeline ADC
- 12 Bit 20 MS/s Pipeline ADC
- 400MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging
- 800MHz, 12-bit High Speed Delta Sigma ADC for 5G, LiDAR and Imaging