English
Switching regulator, inductor-based, PWM mode, high efficiency, DELTA standard
You are here:
12-bit 160MS/s Ultra-Efficient Dual-Input ADC
The S3ADS160MD12BSM28SP is an ultra low-power 12-bit dual-channel high-speed SAR ADC IP with a core sampling frequency up to 160MS/s.
For maximum application flexibility, the power dissipation of this ADC scales with the sampling rate. This 12-bit ADC can be used in single-channel mode or dual-channel mode allowing for I/Q operation. It features an excellent cross-channel performance that includes 0.1dB gain mismatch and -80dB crosstalk between channels.
Considering a dual-channel operation at a sampling rate of 80MS/s per channel, a 10MHz input frequency and an input range of 1Vppdiff, this ADC IP features an outstanding dynamic performance that includes 76dB SFDR, -75dB THD, 63.5dB SNR and 10.2-bit ENOB.
The S3ADS160MD12BSM28SP does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request.
For maximum application flexibility, the power dissipation of this ADC scales with the sampling rate. This 12-bit ADC can be used in single-channel mode or dual-channel mode allowing for I/Q operation. It features an excellent cross-channel performance that includes 0.1dB gain mismatch and -80dB crosstalk between channels.
Considering a dual-channel operation at a sampling rate of 80MS/s per channel, a 10MHz input frequency and an input range of 1Vppdiff, this ADC IP features an outstanding dynamic performance that includes 76dB SFDR, -75dB THD, 63.5dB SNR and 10.2-bit ENOB.
The S3ADS160MD12BSM28SP does not require any special analog options, and can be cost-effectively ported across foundries and process nodes upon request.
View 12-bit 160MS/s Ultra-Efficient Dual-Input ADC full description to...
- see the entire 12-bit 160MS/s Ultra-Efficient Dual-Input ADC datasheet
- get in contact with 12-bit 160MS/s Ultra-Efficient Dual-Input ADC Supplier
Block Diagram of the 12-bit 160MS/s Ultra-Efficient Dual-Input ADC
