English
You are here:
12-bit 200MS/s ultra-efficient SAR ADC in UMC 28nm
The S3ADSIQ200M12BC28HPC is an ultra low-power 12-bit dual-channel High-Speed SAR ADC IP.
With a sampling rate of 200MS/s per channel, this 12-bit ADC features an excellent dynamic performance including -75.0dB THD, 63.5dB SNR and 10.2-bit ENOB (noise integrated up-to Nyquist bandwidth, including References circuitry noise contribution). It also features an excellent cross-channel performance including I/Q Crosstalk better than -75.0dB.
With a sampling rate of 200MS/s per channel, this 12-bit ADC features an excellent dynamic performance including -75.0dB THD, 63.5dB SNR and 10.2-bit ENOB (noise integrated up-to Nyquist bandwidth, including References circuitry noise contribution). It also features an excellent cross-channel performance including I/Q Crosstalk better than -75.0dB.
Features
- UMC 28nm HPC Process
- 0.9V & 1.8V Supplies
- 12-bit High-Speed SAR Dual-Channel ADC
- 200MS/s Sampling Rate per Channel
- Internal Bandgap and Biasing System Included
- All required Voltage References Included
- No External Accurate Reference required
- No External Reference Decoupling required
- Differential Input Signal Range: 1.0Vppdiff
- Outstanding Dynamic Performance:
- 75.0dB SFDR
- -75.0dB THD
- 63.5dB SNR
- 63.2dB SNDR
- 10.2-bit ENOB
- [Noise integrated up-to Nyquist]
- Outstanding I/Q Cross-Channel
- Performance:
- < ±0.1dB I/Q Channels Gain Mismatch
- < -75.0dB Crosstalk between I/Q Channels
- Ultra Low Power Dissipation: 20mW
- Ultra Compact Die Area: 0.12mm2
Benefits
- This high-end performance is obtained with an ultra
- compact die area of 0.12mm2 and dissipating a mere
- 20mW at 200MS/s for the complete Dual-Channel ADC
- including internal references.
- The S3ADSIQ200M12BC28HPC can be cost-effectively
- ported across foundries and process nodes upon request
Deliverables
- Datasheet
- Characterization Report
- Flat Netlist (cdl)
- Layout View (gds2)
- Abstract View (lef)
- Timing View (lib)
- Behavioral Model (VHDL/Verilog .v)
- Integration Guidelines and Support
Applications
- Connected Consumer Devices
- LTE
- 802.11n/ac/ax
- DVB
- Home Network
- Wireless & Wireline Communications Infrastructure
- Wireline Communications
- Imaging
Block Diagram of the 12-bit 200MS/s ultra-efficient SAR ADC in UMC 28nm
View 12-bit 200MS/s ultra-efficient SAR ADC in UMC 28nm full description to...
- see the entire 12-bit 200MS/s ultra-efficient SAR ADC in UMC 28nm datasheet
- get in contact with 12-bit 200MS/s ultra-efficient SAR ADC in UMC 28nm Supplier
12-bit SAR ADC
- 10-bit, 12-bit, 14-bit, Low Speed SAR ADC in TSMC (180nm, 90nm, 65nm, 55nm, 40nm, 28nm, 16nm, 12nm)
- 12-bit, High Speed SAR ADC in TSMC (28nm, 16nm, 12nm)
- 10-bit, 12-bit, 14-bit, Low Speed SAR ADC in GlobalFoundries (40nm, 22nm, 12nm)
- 12-bit 320MS/s High-Speed SAR ADC
- 12-bit 160MS/s Quad-Core High-Speed SAR ADC
- Ultra-low-power 12-bit SAR ADC with lowest voltage